Logic

Signal Name Total Pterms Total Inputs Function Block Macrocell Slew Rate Bank Pin Number Pin Type Pin Use Reg Use I/O Std I/O Style Reg Init State
outputC 1 2 FB1 MC1 FAST 2 38 I/O O   LVTTL